Author:
Sinanoglu Ozgur,Agrawal Vishwani D.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference40 articles.
1. Abramovici M, Kulikowski JJ, Roy RK (1991) The best flip-flops to scan. In: Proc. international test conference, pp 166–173
2. Agrawal VD, Cheng K-T, Johnson DD, Lin ST (1988) Designing circuits with partial scan. IEEE Des Test Comput 5(2):8–15
3. Ashar P, Malik S (1994) Implicit computation of minimum-cost feedback-vertex sets for partial scan and other applications. In: Proc. design automation conference, pp 77–80
4. Boppana V, Fuchs WK (1996) Partial scan design based on state transition modeling. In: Proc. international test conference, pp 538–547
5. Bushnell ML, Agrawal VD (2000) Essentials of electronic testing for digital, memory & mixed-signal vlsi circuits. Springer
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Retiming for Delay Recovery After DfT Insertion on Interdie Paths in 3-D ICs;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2014-03
2. Overcoming the Timing Overhead of Test Architectures on Inter-Die Critical Paths;Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs;2013-10-21