1. A High Performance Scan Flip-Flop Design for Serial and Mixed Mode Scan Test;IEEE Transactions on Device and Materials Reliability;2018-06
2. A New Scan Flip Flop Design to Eliminate Performance Penalty of Scan;2015 IEEE 24th Asian Test Symposium (ATS);2015-11
3. Eliminating the Timing Penalty of Scan;Journal of Electronic Testing;2013-02
4. Scan to Nonscan Conversion via Test Cube Analysis;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2013-02
5. Background on VLSI Testing;Introduction to Hardware Security and Trust;2011-08-08