1. Aleksanyan K, Amirkhanyan K, Shoukourian S, Vardanian V, Zorian Y “Memory Modeling Using an Intermediate Level Structural Description”, US Patent, No. US 7,768,840 B1, Aug. 3, 2010
2. Benso A, Di Carlo S, Di Natale G, Bodoni ML, Prinetto P (2003) Programmable built-in self-testing of embedded ram clusters in system-on-chip architectures. IEEE Commun Mag 41(9):90–97
3. Boutobza S, Nicolaidis M, Lamara KM, Costa A (2005) “Programmable memory BIST”. In Proc. of IEEE International Test Conference 1155–1164
4. De Jonge JH, Smeulders AJ (1976) “Moving Inversions Test Pattern is Thorough, Yet Speedy”. In Comp. Design 169–173
5. Du X, Mukherjee N, Cheng W-T, Reddy SM (2005) “Full-speed field programmable memory BIST supporting multi-level looping”. IEEE International Workshop Mem Tech Des Test 67–71