1. Abercrombie D, Ferguson J (2010) The (desing) house always wins-how dfm improves the odds of tapeout success. http://chipdesignmag.com/display.php?articleId=4616 . Online; Accessed 20 Jan 2018
2. Alioto M (2011) Comparative evaluation of layout density in 3t, 4t, and mt finfet standard cells. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19(5):751–762. https://doi.org/10.1109/TVLSI.2010.2040094
3. Predictive technology model. ptm.asu.edu . Online; Accessed 20 Jan 2018
4. Baars P, Geiss EP (2012) Integrated circuits including copper local interconnects and methods for the manufacture thereof. US Patent App. 13/361,644
5. Bahukudumbi S, Chakrabarty K (2010) Wafer-level testing and test during burn-in for integrated circuits. Artech House, Norwood