Author:
Yi Joonhwan,Hayes John P.
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference18 articles.
1. Akers SB (1973) Universal test sets for logic networks. IEEE Trans Comput C-22(9):835–839
2. Bareisa E, Jusas V, Motiejunas K, Seinauskas R (2009) Functional delay test generation based on software prototype. Microelectronics Reliability 49(12):1578–1585
3. Fukunaga M et al (2003) On effective criterion of path selection for delay testing. In: Proc Asia and South Pacific Design Automation Conf (ASP-DAC), Kitakyushu, Japan, pp 757–762
4. Hachtel GD, Somenzi F (1996) Logic synthesis and verification algorithms. Kluwer Academic Publishers, Boston, pp 85–87
5. Kim H, Hayes JP (2001) Realization-independent ATPG for designs with unimplemented blocks. IEEE Trans Comput-Aided Des Integr Circuits Syst 20(2):290–306