Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference29 articles.
1. Bartenstein T, Heaberlin D, Huisman LM, Sliwinski D (2001) Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm. In: Proc IEEE International Test Conference, pp 287–296
2. Benware B, Mrugalski G, Pogiel A, Rajski J, Solecki J, Tyszer J (2010) Diagnosis of failing scan cells through orthogonal response compaction. In: Proc IEEE European Test Symposium, pp 221–226
3. Cheng W-T, Sharma M, Rinderknecht T, Lai L, Hill C (2006) Signature based diagnosis for logic BIST. In: Proc IEEE International Test Conference, Paper 8.3
4. Cheng W-T, Tsai K-H, Huang Y, Tamarapalli N, Rajski J (2004) Compactor independent direct diagnosis. In: Proc IEEE Asian Test Symposium, pp 204–209
5. Chickermane V, Foutz B, Keller B (2004) Channel masking synthesis for efficient on-chip test compression. In: Proc IEEE International Test Conference, pp 452–461
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A New Paradigm for Synthesis of Linear Decompressors;Proceedings of the 54th Annual Design Automation Conference 2017;2017-06-18
2. Two-Step Dynamic Encoding for Linear Decompressors;2014 IEEE 23rd Asian Test Symposium;2014-11