Author:
Freijedo Judit F.,Semião Jorge,Rodriguez-Andina Juan J.,Vargas Fabian,Teixeira Isabel C.,Teixeira J. Paulo
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering
Reference40 articles.
1. Agarwal A, Dartu F, Blaauw D. “Statistical gate delay model considering multiple input switching”, Proc. DAC’04, pp. 658–663
2. Ajami AH, Banerjee K, Pedram M (2005) Modeling and analysis of nonuniform substrate temperature effects on global ULSI interconnects. IEEE Trans CAD 24:849–861
3. Alioto M, Palumbo G, Pennisi M (2010) Understanding the effect of process variations on the delay of static and domino logic. IEEE Trans VLSI Syst 18:697–710
4. ARM/IEM, http://www.arm.com/products/esd/iem_home.html
5. Barros Júnior D, Rodríguez-Irago M, Santos MB, Teixeira IC, Vargas F, Teixeira JP (2005) Fault modeling and simulation of power supply voltage transients in digital Systems on a Chip. J Electron Test Theor Appl (JETTA) 21:349–363
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献