1. L. Milor and V. Visavanathan, ?Detection of catastrophic faults in analog circuits,?IEEE Trans. Comput. Aided Design, Vol. CAD-8, No. 2, pp. 114?130, 1989.
2. K.R. Chin, ?Functional testing of circuits and SMD bords with limited nodal access,? inInt. Test Conf., Los Alamitos, CA, pp. 129-143, 1989.
3. H. Dai and M. Sounders, ?Time-domain testing strategies and fault diagnosis for analog systems,?IEEE Trans. Instrum. Measure., Vol. 39, No. 1, pp. 157?162, 1990.
4. P.P. Fasang, D. Mullins, and T. Wong, ?Design for testability for mixed analog/digital ASICs,?IEEE Custom Integrated Circuits Conf., pp. 16.5.1-16.5.4, 1988.
5. Naim Ben Hamida and Bozena Kaminska, ?Analog circuit testing based on sensitivity computation and new circuit modeling,? inInt. Test Conf., Baltimore, 1993.