Author:
Reddy B. Naresh Kumar,Kishan Dharavath,Vani B. Veena
Publisher
Springer Science and Business Media LLC
Subject
Computer Vision and Pattern Recognition,Linguistics and Language,Human-Computer Interaction,Language and Linguistics,Software
Reference30 articles.
1. Beechu, N. K. R., et al. (2017a). System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectronics Journal, 70, 16–26.
2. Beechu, N. K. R., et al. (2017b). High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustainable Computing: Informatics and Systems, 16, 1–10.
3. Beechu, N. K. R., et al. (2018). Hardware implementation of fault tolerance NoC core mapping. Telecommunication Systems, 68(4), 621–630.
4. Benini, L., & De Micheli, G. (2002). Networks on chips: A new SoC paradigm. Computer, 35(1), 70–78.
5. Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale system on chip. In IEEE Circuits and Systems Magazine, 4(2), 18–31.
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献