1. Shibata, H.: Chip-level Interconnect Scaling and Copper/Low-k Process Integrational Technology for 65 nm Node and beyond (invited). The Electrochemical Society of Japan, Proc. of the 67th Symposium on Semiconductors and Integrated Circuits Technology, 42–, 47 (2004)
2. Yoshimaru, M.; Koizumi, S.; and Shimokawa, K.: Structure of fluorine-doped silicon oxide films deposited by plasma-enhanced chemical vapor deposition. J. Vac. Sci. Technol. A 15 , 2908 (1997)
3. Yoshimaru, M.; Koizumi, S.; and Shimokawa, K.: Interaction between water and fluorine-doped silicon oxide films deposited by plasma-enhanced chemical vapor deposition. J. Vac. Sci. Technol. A 15 , 2915 (1997)
4. Steinlesberger, G.; Schindler, G.; Engelhardt, M.; Steinhogel W.; and Traving, M.: Aluminum Nano Interconnects. IEEE International Interconnect Technology Conference, 51–, 53 (2004)
5. Jiang, Q. T.; Tsai M. H.; and Havemann, R. H.: Line Width Dependence of Copper Reliability. IEEE International Interconnect Technology Conference, 227–, 229 (2001)