1. Liu, L., Xu, J.P., Chen, L.L., Lai, P.: A study on the improved programming characteristics of flash memory with
$$\hbox{Si}_3\hbox{N}_4/\hbox{SiO}_2$$
stacked tunneling dielectric. Microelectron. Reliab. 49, (2009)
2. Saraf, M., Akhvlediani, R., Edrei, R., Shima, R., Roizin, Y., Hoffman, A.: Low thermal budget
$$\hbox{SiO}_2/\hbox{Si}_3\hbox{N}_4/\hbox{SiO}_2$$
stacks for advanced SONOS memories. J. Appl. Phys. 102(054512), (2007)
3. Berberich, S., Godignon, P.E.M., Fonseca, L. J. M., Hartnagel, H.L.: Electrical characterisation of
$$\hbox{Si}_3\hbox{N}_4/\hbox{SiO}_2$$
double layers on p-type 6H-SiC. Microelectron. Reliab. 40, 833–836 (2000)
4. Wang, Y.Q., Hwang, W.S., Zhang, G., Yeo, Y.C.: Electrical characteristics of memory devices with a High-
$$k$$
$$\hbox{HfO}_{2}$$
trapping layer and dual
$$\hbox{SiO}_2/\hbox{Si}_3\hbox{N}_4$$
tunneling layer. IEEE Trans. Electron Dev. 54(10), 2699–2705 (2007)
5. Santussi, S., Lozzi, L., Passacantando, M., Phani, A.R., Palumbo, E., Bracchitta, G., De Tommasis, R., Alfonsetti, R., Moccia, G.: Properties of stacked dielectric films composed of
$$\hbox{SiO}_2/\hbox{Si}_3\hbox{N}_4/\hbox{SiO}_2$$
tunneling layer. J. Non-Cryst. Solids 245, 224–231 (1999)