1. AnushKannan N K, Dharani V A, Divya G, Esack N, Gokulraj M and Mangalam H 2013a Comparison and analysis of various PFD architecture for a phase locked loop design. In: Computational Intelligence and Computing Research (ICCIC), 2013 IEEE international conference on IEEE, pp. 105– 108
2. AnushKannan N K, Dharani V A, Divya G, Esack N, Gokulraj M and Mangalam H 2013b Design of various PFD and charge-pump architectures for a PLL-a survey. CiiT Int. J. Digital Signal Process. 5: 284–287
3. Bai Na, Ji Xincun, Guan Weiping and Lin Zhiting 2014 An improved charge pump with suppressed charge sharing effect. TELKOMNIKA Indonesian J. Electrical Eng. 12: 1245–1249
4. Best R E 2003 Introduction to PLLs, Phase-locked loops: Design, simulation and applications, Fifth Edition, Newyork, USA, Buch McGraw-Hill, chapter 1
5. Cheng Zhang and Marek Syrzycki 2010 Modifications of a dynamic-logic phase frequency detector for extended detection range. In: Circuits and systems (MWSCAS), 53rd IEEE international midwest symposium, IEEE pp 105–108