Author:
Peng Jiaxin,Alkabani Yousra,Favry Erwan,Mehrabian Armin,Sun Shuai,Sorger Volker J.,El-Ghazawi Tarek
Publisher
Springer International Publishing
Reference48 articles.
1. David Bailey, Tim Harris, William Saphir, Rob Van Der Wijngaart, Alex Woo, and Maurice Yarrow. 1995. The NAS parallel benchmarks 2.0. Technical Report. Technical Report NAS-95-020, NASA Ames Research Center.
2. David H Bailey, Eric Barszcz, John T Barton, David S Browning, Robert L Carter, Leonardo Dagum, Rod A Fatoohi, Paul O Frederickson, Thomas A Lasinski, Rob S Schreiber, et al. 1991. The NAS parallel benchmarks. The International Journal of Supercomputing Applications 5, 3 (1991), 63–73.
3. Daniel Ulf Becker. 2012. Efficient microarchitecture for network-on-chip routers. Ph.D. Dissertation. Stanford University Palo Alto.
4. Amit Bhanwala, Mayank Kumar, and Yogendera Kumar. 2015. FPGA based design of low power reconfigurable router for Network on Chip (NoC). In Computing, Communication & Automation (ICCCA), 2015 International Conference on. IEEE, 1320–1326.
5. Alexandre Brière, Julien Denoulet, Andrea Pinna, Bertrand Granado, Francois Pêcheux, Eren Unlu, Yves Louët, and Christophe Moy. 2015. A dynamically reconfigurable rf noc for many-core. In Proceedings of the 25th edition on Great Lakes Symposium on VLSI. ACM, 139–144.