1. S. Abadal, J. Torrellas, E. Alarcón, A. Cabellos-Aparicio, OrthoNoC: a broadcast-oriented dual-plane wireless network-on-chip architecture. IEEE Trans. Parall. Distrib. Syst. 29(3), 628–641 (2017)
2. A. Abbas et al., A survey on energy-efficient methodologies and architectures of network-on-chip. Comput. Electr. Eng. 40(8), 333–347 (2014)
3. V. Adhinarayanan et al., Measuring and modeling on-chip interconnect power on real hardware, in IEEE International Symposium on Workload Characterization, pp. 1–11
4. A.B. Ahmed, A.B. Abdallah, K. Kuroda, Architecture and design of efficient 3D network-on-chip (3D NoC) for custom multicore SoC, in International Conference on Broadband, Wireless Computing, Communication and Applications (2010), pp. 67–73
5. S. Bahirat, S. Pasricha, Exploring hybrid photonic networks-on-chip for emerging chip multiprocessors, in Proceedings of International Conference on Hardware/Software Codesign and System Synthesis (2009), pp. 129–136