Author:
Sahani Jagdeep Kaur,Singh Anil,Agarwal Alpana
Publisher
Springer International Publishing
Reference16 articles.
1. Henzler, S: Time-to-digital converter basics, 1st edn., pp 5–18. Springer, Dordrecht (2010)
2. Wang, H., Dai, F.F.: A 14-Bit, 1-ps resolution, two-step ring and 2D Vernier TDC in 130 nm CMOS technology. In: Proceedings on 43rd IEEE European Solid State Circuits Conference, Leuven, Belgium, pp. 143–146 (2017)
3. Lu, P., Wu, Y., Andreani, P.: A 2.2-ps two-dimensional gated-vernier time-to-digital converter with digital calibration. IEEE Trans. Circ. Syst. II Express. Briefs. 63(11), 1019–1023 (2016)
4. Rashidzadeh, R., Ahmadi, M., Miller, W.C.: An all-digital self calibration method for a Vernier-based time-to-digital converter. IEEE Trans. Instrum. Meas. 59(2), 463–469 (2010)
5. Seong, T., Lee, Y., Yoo, S., Choi, J.: A -242 dB FOM and -75dBc-reference-spur ring-DCO-based all-digital PLL using a fast phase-error correction technique and a low-power optimal-threshold TDC. In: Proceedings on IEEE International Solid-State Circuits, San Francisco, USA, pp. 396–398 (2018)
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献