Author:
Raji Mohsen,Ghavami Behnam
Publisher
Springer International Publishing
Reference10 articles.
1. Oboril F, Aging-aware logic synthesis. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD); 2013. p. 61–8.
2. Jin S, Han Y, Li H, Li X. Statistical lifetime reliability optimization considering joint effect of process variation and aging. Integr VLSI J. 2011;44:185–91. https://doi.org/10.1016/j.vlsi.2011.03.004.
3. Narayan S, Visweswariah C, Ravindran K, Kalafala K, Walker SG. First-order incremental block-based statistical timing analysis. IEEE Trans Comput-Aided Des Integr Circuits Syst. 2006;21:331–6.
4. Sakurai T, Newton AR. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J Solid-State Circuits. 1990;25:584–94. https://doi.org/10.1109/4.52187.
5. Bhardwaj S, Wang W, Vattikonda R, Cao Y, Vrudhula S. Predictive modeling of the NBTI effect for reliable design. In: Proceedings of the custom integrated circuits conference; 2006. p. 189–92. https://doi.org/10.1109/CICC.2006.320885.