1. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration;Bowman;IEEE Journal of Solid-State Circuits,2002
2. Parameter variation and impact on circuits and microarchitecture;Borkar,2003
3. The impact of nbti on the performance of combinational and sequential circuits;Wang,2007
4. Predictive modeling of the nbti effect for reliable design;Bhardwaj,2006
5. Modeling and minimization of pmos nbti effect for robust nanometer design;Vattikonda,2006