1. G.K. Celler, S. Cristoloveanu, Frontiers of silicon-on-insulator. J. Appl. Phys. (2003)
2. D.J. Wouters, J.P. Colinge, H.E. Maes, Subthreshold slope in thin-film SOI MOSFET’s. IEEE Trans. Electron Devices (1990)
3. Q. Liu et al., Ultra-thin-body and BOX (UTBB) Fully Depleted (FD) device integration for 22nm node and beyond, in Digest of Technical Papers—Symposium on VLSI Technology, 2010
4. C. Fenouillet-Beranger et al., Fully-depleted SOI technology using high-K and single-metal gate for 32nm node LSTP applications featuring 0.179μm2 6T-SRAM bitcell, in Tech. Dig.—Int. Electron Devices Meet, IEDM, 2007, pp. 267–270
5. F. Andrieu et al., Low leakage and low variability Ultra-Thin Body and Buried Oxide (UT2B) SOI technology for 20nm low power CMOS and beyond, in Digest of Technical Papers—Symposium on VLSI Technology, 2010