1. H.M. Saavedra, T.J. Mullen, P. Zhang, D.C. Dewey, S.A. Claridge, P.S. Weiss, Rep. Prog. Phys. 73(3), 036501 (2010). doi:
10.1088/0034-4885/73/3/036501
2. M. Neisser, S. Wurm, Adv. Opt. Technol. 4(4), 235 (2015). doi:
10.1515/aot-2015-0036
3. International Technology Roadmap for Semiconductors, 2011 edition, tables “Lithography 2011”, “Lithography Technology Requirements”.
http://www.itrs2.net/2011-itrs.html
. Accessed 17 Sept 2016
4. M. Neisser, F. Goodwin, L. He. ITRS Roadmapping Process for Lithography. Presentation, February 2013.
http://ieuvi.org/TWG/Mask/2013/MTG022413/13__ITRS_Roadmapping_Process__Frank_Goodwin
. Accessed 17 Sept 2016
5. T. Higashiki, T. Nakasugi, I. Yoneda, J. Micro Nanolithogr. MEMS MOEMS 10(4), 043008 (2011). doi:
10.1117/1.3658024