1. Wang X, Lu Y, Zhang Y. Power optimization in logic synthesis for mixed polarity Reed-Muller logic circuits. The Computer Journal, 2015, 58(6): 1307–1313
2. Liang H, Xia Y S, Qian L B, Huang C L. Low power 3-input AND/XOR gate design. Journal of Computer-Aided Design & Computer Graphics, 2015, 27(5): 940–945
3. He Z X, Xiao L M, Gu F, Xia T S, Su S B, Huo Z S, Zhang R, Zhang L B, Ruan L, Wang X. An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits. Frontiers of Computer Science, 2017, 11(4): 728–742
4. Wang P J, Wang Z H, Xu R. Conversion algorithm for MPRM expansion. Journals of Semiconductors, 2014, 35(3): 150–155
5. Bu D L, Jiang J H. An efficient optimization algorithm for multi-output MPRM circuits with very large number of input variables. In: Proceedings of the 7th IEEE Joint International Conference on Information Technology and Artificial Intelligence. 2014, 228–232