1. M.H. White, D.A. Adams, J.R. Murray et al, Characterization of scaled SONOS EEPROM memory devices for space and military systems, non-volatile memory Technology Symposium IEEE, 51 (2004)
2. S. Gerardin, A. Paccagnella, Present and future non-volatile memories for space. IEEE Trans. Nucl. Sci. 57, 3016 (2010)
3. K.-H. Wu, H.-C. Chien, C.-C. Chan et al., SONOS device with tapered bandgap nitride layer. IEEE Trans. Electron Devices 52, 987 (2005)
4. Y.K. Lee, K.W. Song, J.W. Hyun et al., Twin SONOS memory with 30-nm storage nodes under a merged gate fabricated with inverted sidewall and damascene process. IEEE Electron Device Lett. 25, 317 (2004)
5. K. Honda, S. Hashimoto, Y. Cho, Visualization using scanning nonlinear dielectric microscopy of electrons and holes localized in the thin gate film of a metal–SiO2–Si3N4–SiO2–semiconductor flash memory. Appl. Phys. Lett. 86, 543 (2005)