Author:
Hung Wei-lun,Xie Yuan,Vijaykrishnan Narayanan,Kandemir Mahmut,Irwin Mary Jane
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference39 articles.
1. Usami, K., & Horowitz, M. (1995). Clustered voltage scaling techniques for low-power design. In Proceedings of the International Symposium on Low power design (pp. 3–8).
2. Wang, Q., & Vrudhula, S. (2002). Algorithms for minimizing standby power in deep submicron, dual-Vt CMOS circuits. IEEE Transactions on Computer-Aided Design, 21, 306–318.
3. Puri, R., Stok, L., Cohn, J., Kung, D., Pan, D., Sylvester, D., et al. (2003). Pushing ASIC performance in a power envelope. In Proceedings of Design Automation Conference (pp. 788–793).
4. Rabaey, J., Chandrakasan, A., & Nikolic, B. (2003). Digital integrated circuits: A design perspective. Second edition. NJ: Prentice Hall.
5. Hamada, M., & Ootaguro, Y. (2001). Utilizing surplus timing for power reduction. In Proceedings of the IEEE Custom Integrated Circuits Conference (pp. 89–92).
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. PSO-based Fusion Method for Video Super-Resolution;Journal of Signal Processing Systems;2013-01-22