1. R. Tessier, W. Burleson, “Reconfigurable Computing for Digital Signal Processing: A Survey,” Journal of VLSI Signal Processing, no. 28, 2001, pp. 7–27.
2. K. Compton, S. Hauck, “Reconfigurable Computing: A Survey of Systems and Software,” ACM Computing Surveys, vol. 34, No. 2, June 2002, pp. 171–210.
3. J. M. Rabaey, “Reconfigurable Computing: The Solution to Low Power Programmable DSP,” Proceedings 1997 ICASSP Conference, Munich, April 1997.
4. R. Sueyoshi, M. Iida, “Configurable and Reconfigurable Computing for Digital Signal Processing,” IEICE Transactions on Fundamentals, vol. E85-A, No. 3, March 2002, pp. 591–599.
5. A. Abnous, “Low-Power Domain-Specific Processors for Digital Signal Processing,” PhD thesis, Dept. of EECS, UC Berkeley, CA, USA, 2001.