Automated Design Flow for Multi-Functional Dataflow-Based Platforms-Reference-Cited by-同舟云学术

Automated Design Flow for Multi-Functional Dataflow-Based Platforms

Published:2015-08-15 Issue:1 Volume:85 Page:143-165
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

Sau Carlo,Meloni Paolo,Raffo Luigi,Palumbo Francesca,Bezati Endri,Casale-Brunet Simone,Mattavelli Marco

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/content/pdf/10.1007/s11265-015-1026-0.pdf

Reference41 articles.

1. Bhattacharyya, S.S., Eker, J., Janneck, J.W., Lucarz, C., Mattavelli, M., & Raulet, M. Overview of the mpeg reconfigurable video coding framework. Journal of Signal Processing Systems, 63(2).

2. ISO/IEC 23001-4 (2009).MPEG systems tech.—Part 4: Codec configuration representation.

3. Eker, J., & Janneck, J. CAL Language Report (ERL Technical Memo UCB/ERL M03/48).

4. Carta, S., Pani, S., & Raffo, L. (2006). Reconfigurable coprocessor for multimedia application domain. Journal of VLSI Signal Processing Systems, 44(1-2), 135–152.

5. Kumar, V., & Lach, J. (2006). Highly flexible multimode digital signal processing systems using adaptable components and controllers, EURASIP Jrnl. Applied Signal Proc.

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Composable Monitoring System for Heterogeneous Embedded Platforms;ACM Transactions on Embedded Computing Systems;2021-09-30

2. The Multi-Dataflow Composer tool: An open-source tool suite for optimized coarse-grain reconfigurable hardware accelerators and platform design;Microprocessors and Microsystems;2021-02

3. Layering the monitoring action for improved flexibility and overhead control: work-in-progress;2020 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS);2020-09-20

4. Feasibility Study and Porting of the Damped Least Square Algorithm on FPGA;IEEE Access;2020

5. The FitOptiVis ECSEL project;Proceedings of the 16th ACM International Conference on Computing Frontiers;2019-04-30