Author:
Appasaheb Belgudri Ritesh,Kanchana Bhaaskaran V. S.
Reference10 articles.
1. Rabaey JM, Chandrakasan A, Nikolic B (2002) Digital integrated circuits, a design perspective, 2nd edn. Prentice Hall, Englewood Cliffs, NJ
2. Jayaprakasan V, Vijayakumar S Kanchana Bhaaskaran VS (2011) Evaluation of the conventional versus ancient computation methodology for energy efficient arithmetic architecture, international conference on process automation, control and computing (PACC), 20–22
3. Tirthji Maharaja JSSBK (1986) Vedic mathematics, Motilal Banarsidas, Varanasi, India
4. Gurumurthy KS, Prahalad MS (2010) Fast and power efficient 16 × 16 array of array multiplier using vedic multiplication, microsystems packaging assembly and circuits technology conference (IMPACT)
5. Tiwari HD, Gankhuyag G, Kim CM, Cho YB (2008) Multiplier design based on ancient Indian Vedic Mathematics. In: Proceedings IEEE international SoC design conference, Busan, pp 65–68
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Power and Area Efficient Borrow Select Subtractor;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23