Author:
Jayaprakasan V.,Vijayakumar S.,Kanchana Bhaaskaran V. S.
Cited by
6 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Low Power and Area Efficient Borrow Select Subtractor;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23
2. Limits to the Energy Efficiency of CMOS Microprocessors;2023 IEEE International Conference on Rebooting Computing (ICRC);2023-12-05
3. 4-Bit Vedic Multiplier Design Using Gate-Diffusion Input (GDI) Logic;Lecture Notes in Electrical Engineering;2021
4. Logic Gates Designed with Domain Label Based on DNA Strand Displacement;Lecture Notes in Computer Science;2016
5. VHDL Implementation of Complex Number Multiplier Using Vedic Mathematics;Proceedings of International Conference on Soft Computing Techniques and Engineering Application;2013-12-21