Author:
Kulkarni Aman,Kashyap Bidisha,Bhaaskaran V. S. Kanchana
Reference12 articles.
1. A. Morgenshtein, A. Fish, I.A. Wagner, Gate diffusion input (GDI): A power-efficient method for digital combinatorial circuits. IEEE Trans. VLSI Syst. 10(5), 566–581 (2002)
2. J.M. Wang, S.C. Fang, W.S. Feng, New efficient designs for XOR and XNOR functions on the transistor level. IEEE J. Solid-State Circuits 29(7), 780–786 (1994)
3. A.D. Subudhi, K.C. Gauda, A. Kumar Pala, J. Das, Design and implementation of high speed 4 × 4 multiplier. Int. J. Adv. Res. Comput. Sci. Software Eng. 4(11) (2014)
4. S. Dhole, S. Shembalkar, T. Yadav, P. Thakre, Design and FPGA implementation of 4 × 4 Vedic multiplier using different architectures. Int. J. Eng. Res. Technol. 06(04) (2017)
5. A. Garg, G. Joshi, Gate diffusion input based 4-bit Vedic multiplier design. IET Circ. Devices Syst. 12(6), 764–770 (2018)