Author:
Mishra Vishwas,Akashe Shyam
Reference17 articles.
1. Summerville DH, Delgado-Frias JG, Vassiliadis S (1996) A flexible bit-pattern associative router for interconnection networks. IEEE Trans Parallel Distrib Syst 7(5):447–485
2. Hennessy JL, Patterson (2002) Computer architecture: a quantitative approach, 3rd edn. Morgan Kaufmann, New York
3. Huang CH, Wang JS (2003) High-performance and power-efficient CMOS comparators. IEEE J Solid-State Circuits 38(2):254–262
4. Huang CH, Wang JS, Huang YC (2002) Design of high performance CMOS priority encoders and incremented/decrements using multilevel look ahead and multilevel folding techniques. IEEE J Solid-State Circuits 37(1):63–76
5. Delgado-Frias JG, Nyathi J, Summerville DH (1998) A programmable dynamic interconnection router with hidden refresh. IEEE Trans Circuits Syst Part I 45(11):1182–1190
Cited by
7 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Schmitt Trigger Leakage Reduction Using MTCMOS Technique at 45-Nm Technology;Lecture Notes in Networks and Systems;2024
2. An automated and portable method for selecting an optimal GPU frequency;Future Generation Computer Systems;2023-12
3. Performance-Aware Energy-Efficient GPU Frequency Selection using DNN-based Models;Proceedings of the 52nd International Conference on Parallel Processing;2023-08-07
4. FinFET-Premised 1-Bit Comparator Design Using CPTL and DCVSPG Techniques;2023 11th International Conference on Internet of Everything, Microwave Engineering, Communication and Networks (IEMECON);2023-02-10
5. Optimal GPU Frequency Selection using Multi-Objective Approaches for HPC Systems;2022 IEEE High Performance Extreme Computing Conference (HPEC);2022-09-19