Thermal-Aware Microchannel Cooling of Multicore Processors: A Three-Stage Design Approach
Author:
Li Yubai1, Guo Dongzhi1, Yao Shi-Chune1
Affiliation:
1. Carnegie Mellon University, 5000 Forbes Avenue, Pittsburgh, PA 15213
Abstract
This study goes beyond the common microchannel cooling system composed of uniform parallel straight microchannels and proposed a three-stage design approach for spatially thermal-aware microchannel cooling of 2D multicore processors. By applying effective strategies and arranging key design parameters, stronger cooling is provided under the high power core area, and less cooling is provided under the low power cache area to effectively save the precious pumping power, lower the hot spot temperature and lower temperature gradients on chip. Two microchannel cooling systems are specifically designed for a 2 core 150 W Intel Tulsa processor and an 8 core 260 W (doubled power) Intel Nehalem processor with single phase HFE7100 as coolant. For the Tulsa processor, a strategy named strip-and-zone is used. The final design leads to 30 kPa pressure drop and 0.094 W pumping power while maintains the hot spot temperature to be 75°C. For the Nehalem processor, a split flow microchannel system and a widen-inflow strategy are applied. A design is achieved to cost 15 kPa pressure drop and 0.0845 W pumping power while maintains the hot spot temperature to be 82.9°C. The design approach in this study provides the basic guide for the industrial applications of effective multicore processor cooling using microchannels.
Publisher
ASME International
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference35 articles.
1. Parkhurst, J., Darringer, J., and Grundmann, B., 2006, “From Single Core to Multi-Core: Preparing for a New Exponential,” IEEE/ACM International Conference on Computer-Aided Design (ICCAD '06), San Jose, CA, November 5–9, pp. 67–72.10.1145/1233501.1233516 2. Skadron, K., Stan, M. R., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D., 2003, “Temperature-Aware Microarchitecture,” 30th Annual International Symposium on Computer Architecture (ISCA '03), San Diego, CA, June 9–11, pp. 2–13.10.1145/859618.859620 3. A Case for Thermal-Aware Floorplanning at the Microarchitectural Level;J. Instr.-Level Parallelism,2005 4. Multi-Objective Optimization to Improve Both Thermal and Device Performance of a Nonuniformly Powered Micro-Architecture;ASME J. Electron. Packag.,2010 5. Sridhar, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T., and Atienza, D., 2010, “3D-ICE: Fast Compact Transient Thermal Modeling for 3D ICs With Inter-Tier Liquid Cooling,” International Conference on Computer-Aided Design (ICCAD'10), San Jose, CA, November 7–11, pp. 463–470.
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|