1. The Nordic Electronics Packaging Guideline, http://extra.ivf.se/ngl
2. Vandevelde, B., Beyne, E., Vandepitte, D., and Baelmans, M., 2002, “Semi-Analytical Model for Calculation of Induced Strains in Solder Joints of Underfilled Flip Chip Assemblies,” Proceedings of the 3rd Eurosime conference, pp. 86–91, Paris, France, April 14–17.
3. Vandevelde, B., Christiaens, F., Beyne, E., Peeters, J., Allaert, K., Vandepitte, D., and Berghmans, J., 1998, “A Thermo-Mechanical Model for Leadless Solder Interconnections in Flip Chip Assemblies,” IEEE Trans. Compon., Packag. Manuf. Technol., Part A, 21, pp. 177–185.
4. Suhir, E., 1988, “Thermal Stress Failures in Microelectronic Components—Review and Extension,” Advances in Thermal modelling of Electronic Components and Systems, A. Bar-Cohen and A. D. Kraus, eds., New York, Hemisphere, Vol. 1, Ch. 5, pp. 337–412.
5. Tummala, R. R., and Rymaszewski, E. S., 1989, Microelectronics Packaging Handbook, Van Nostrand Reinhold, New York.