1. Viswanadham, P., Stennett, M., Emerick, A., and Haggett, R., 1993, “Second Level Assembly and Reliability Aspect of Thin Small Outline Packages,” ASME, Binghamton.
2. Mirman, B., 1995, “Thermal Stresses in Thin Small Outline Packages,” ASME Winter Annual Meeting, EEP-Vol. 12, pp. 107–122.
3. Mirman, B., 1996, “Choice of Models and Failure Indicators for Thermally Loaded Solder Joints,” NEPCON East, pp. 295–311.
4. Mirman, B.
, 2000, “Lead-On-Chip versus Chip-On-Lead Packages and Solder Failure Criteria,” ASME J. Electron. Packag. 122, pp. 279–280.
5. Engelmaier, W., 1982, “Effects of Power Cycling on Leadless Chip Carrier Mounting Reliability and Technology,” Proc. of Int. Electronic Packaging Conf., p. 15.