Micro to Macro Thermo-Mechanical Simulation of Wafer Level Packaging
Author:
Yuan Chang-An1, Chiang Kou-Ning1
Affiliation:
1. Department of Power Mechanical Engineering, National Tsing Hua University, 101, Sec. 2, Kuang-Fu Rd., HsinChu Taiwan 300
Abstract
Due to the CPU limitation of the computer hardware currently available, the three-dimensional full-scaled finite element model of wafer level packaging is impractical for the reliability analysis and fatigue life prediction. In order to significantly reduce the simulation CPU time, an equivalent beam method based on the micro-macro technique with multi-point constraint method is proposed in the present study. The proposed novel equivalent beam consists of three/five sections to simulate the three-dimensional solder joint with different upper/lower pad size. Moreover, the total length of the proposed equivalent beam equals to the stand-of-height of the realistic solder joint. To compare the results of equivalent beam and full-scaled model, a wafer level packaging with 48 I/O is selected as a benchmark model in this study. The result shows that the equivalent beam model can reduce approximately 80 percent CPU time, and good agreement between the equivalent beam model and the full-scaled model are achieved.
Publisher
ASME International
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference13 articles.
1. Chiang, K. N., Lin, Y. T., and Cheng, H. C., 2000, “On Enhancing Eutectic Solder Joint Reliability Using a Second-Reflow-Process Approach,” IEEE Trans. Adv. Packag., 123, pp. 9–14. 2. Mercado, L., Sarihan, V., Guo, Y., and Mawer, A., 1999, “Impact of Solder Pad Size on Solder Joint Reliability in Flip Chip PBGA Packages,” Proceedings of Proceedings of 49th Electronic Components and Technology Conference, San Diego, California, USA, pp. 255–259. 3. Chiang, K. N., and Chen, W. L., 1998, “Electronic Packaging Reflow Shapes Prediction for Solder Mask Defined Ball Grid Array,” ASME J. Electron. Packag., 120, pp. 175–178. 4. Li, L., and Yeung, H., 2001, “Wafer Level and Flip Chip Design Through Solder Prediction Models and Validation,” IEEE Transactions on Components and Packaging Technologies, 24, pp. 650–654. 5. Chiang, K. N., and Yuan, C. A., 2001, “An Overview of Solder Bump Shape Prediction Algorithms with Validations,” IEEE Trans. Adv. Packag., 24, pp. 158–162.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|