1. 1) 折井靖光，佐久間克幸，松本圭司，鳥山和重：“マイクロ接続技術の変遷と将来展望，”エレクトロニクス実装学会誌，Vol. 12, No. 7, pp. 588–595, 2009
2. 2) K. F. Beckham, A. E. Kolman, K. M. McGuire, K. J. Puttlitz, and H. Quinones: "Solder Interconnection Structure for Joining Semiconductor Devices to Substrates that have Improved Fatigue Life, and Process for Making," US patent No. 4,604,644, Aug 5, 1986
3. 3) T. Soga, M. Goda, F. Nakano, T. Kushima, N. Ushifusa, F. Kobayashi, and M. Sawahata: "Semiconductor resin package structure," US patent No. 4,825,284, Apr 25, 1989
4. 4) Y. Tsukada, S. Tsuchida, and Y. Mashimoto: "Surface laminar circuit packaging," Proceedings IEEE 42nd Electronic Components and Technology Conference (ECTC), pp. 22–27, 1992
5. 5) C.-F. Tseng, C.-S. Liu, C.-H. Wu, and D. Yu: "InFO (Wafer Level Integrated Fan-Out) Technology," Proceedings IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 1–6, 2016