1. 1) Z. Li, Y. Tomita, A. A. Elsherbini, P. Liu, H. A. Sawyer, J. M. Swan, and S. M. Liff: "Scaling Solder Micro-Bump Interconnect Down to 10 µm Pitch for Advanced 3D IC Packages," Electronic Components and Technology Conference (ECTC), 2021, pp. 451–456
2. 2) J. Li, W. J. Chen, J. Lin, M. H. Chan, T. Lo, B. Xu, L. Y. Hung, N. Kao, D. S. Jiang, and Y.-P. Wang: "3DIC Stacking Process Investigation by Soldering Bonding Technology," Electronic Components and Technology Conference (ECTC), 2022, pp. 1121–1125
3. 3) F. Zhang, M. Li, W. T. Chen, and K. S. Chian: "An Investigation Into the Effects of Flux Residues on Properties of Underfill Materials for Flip Chip Packages," IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, Vol. 26, No. 1, pp. 233–238, DECEMBER 2003
4. 4) M. Godard, M. Darnon, and D. Drouin: "Plasma treatment for fluxless flip-chip chip-joining process," Electronic Components and Technology Conference (ECTC), 2018, pp. 419–424
5. 5) M.-H. Chan, B. Hsue, C.-T. Lin, S. Chiu, and Y.-P. Wang: "Effects of Cleaning Process on the Reliability of Ultra-fine gap for 3D Package," Electronic Components and Technology Conference (ECTC), 2015, pp. 1193–1196