Affiliation:
1. Automotive and Discrete Group R&D, STMicroelectronics, Catania, IT
2. Dipartimento di Ingegneria Elettrica Elettronica e Informatica (DIEEI), Università degli Studi di Catania, Catania, IT
Abstract
Structural mechanics and mechanical reliability issues are becoming more and more challenging in the semiconductor industry due to the continuous trend of the device dimensional shrinkage and simultaneous increased operative temperature and power density. As main consequence of the downsizing and more aggressive operative conditions, the mechanical robustness assessment is now having a central role in the device engineering and assessment phase. The risk of mechanical crack in the brittle oxide layers, which are embedded in pad stacks, increases during the device manufacturing processes such as the electrical wafer testing and during wire bonding. This risk increases with the presence of intrinsic mechanical stress in individual layers resulting from the metal grain growth mechanisms, the stack layers’ interfacial mismatches in coefficients of thermal expansion and the temperature stress induced by doping diffusion and film deposition. The current trend of innovation in the electronic industry is going over the semiconductor material itself and it is now impacting the improvement of the Back-End of Line. Key actors are becoming the interactions between the semiconductor die and the device packaging such as adhesion layers, barriers and metal stacks. In the present work, different pad structures have been structurally analyzed and benchmarked. The experimental characterization of the pad structures has been done through a flat punch nano-indentation to investigate on the mechanical strength and the crack propagation. The considered mechanical load reproduces the vertical impact force applied during wire bonding process to create the bond-pad electrical interconnection. The obtained testing results have been compared to finite element models to analyze the stress distribution through the different layers’ stacks. Scope of this work is to demonstrate the validity of the proposed integrated numerical/experimental methodology, showing the impact of the metal connections layouts by the analysis of the stress notch factors and crack propagation behaviour.
Reference21 articles.
1. Auersperg J, Breuer D, Machani K, et al. FEA study of damage and cracking risk in BEOL structures under copper wire bonding impact. In: (16th International Conference) Thermal, mechanical and multi-physics simulation and experiments in microelectronics and microsystems, Eurosime, 2015, pp.1–5. DOI:10.1109/EuroSimE.2015.7103114.
2. Mancaleoni A, Sitta A, Colombo A, et al. Copper wire bonding process characterization and simulation. In: 11th International conference on integrated power electronics systems. 24-26 March 2020, Berlin, Deutschland. Germany: VDE VERLAG, pp.1–4.
3. Zong F, Zhou N, Niu J, et al. Study on bond pad damage issue in bare Cu wire bonding on SMOS8MV wafer technology. In: 2015 16th international conference on electronic packaging technology (ICEPT). IEEE, pp.108–113. DOI:10.1109/ICEPT.2015.7236554.
4. Influence of indenter tip diameter and film thickness on flat indentations into elastic-plastic films by means of the finite element method
5. Saran M, Cox R, Martin C, et al. Elimination of bond-pad damage through structural reinforcement of intermetal dielectrics. In: IEEE 36 annual international reliability physics symposium. pp. 225–231. DOI:10.1109/RELPHY.1998.670555.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献