A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber-Reference-Cited by-同舟云学术

A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber

Published:2010-06 Issue:6 Volume:45 Page:1172-1185
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Cao Jun,Zhang Bo,Singh Ullas,Cui Delong,Vasani Anand,Garg Adesh,Zhang Wei,Kocaman Namik,Pi Deyi,Raghavan Bharath,Pan Hui,Fujimori Ichiro,Momtaz Afshin

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/5482512/05482515.pdf?arnumber=5482515

Cited by 42 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 112-Gb/s Serial Link Transceiver With Three-Tap FFE and 18-Tap DFE Receiver for up to 43-dB Insertion Loss Channel in 7-nm FinFET Technology;IEEE Journal of Solid-State Circuits;2024-01

2. 1.2 Shape the World with Mixed-Signal Integrated Circuits - Past, Present, and Future;2023 IEEE International Solid- State Circuits Conference (ISSCC);2023-02-19

3. A 5-Gb/s PAM4 Voltage Mode Transmitter with Current Mode Continuous Time Linear Equalizer;2022 35th International Conference on VLSI Design and 2022 21st International Conference on Embedded Systems (VLSID);2022-02

4. An 8-bit 10-GHz 21-mW Time-Interleaved SAR ADC With Grouped DAC Capacitors and Dual-Path Bootstrapped Switch;IEEE Journal of Solid-State Circuits;2021-08

5. A 6-Bit 1.5-GS/s SAR ADC With Smart Speculative Two-Tap Embedded DFE in 130-nm CMOS for Wireline Receiver Applications;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2021-05