A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface-Reference-Cited by-同舟云学术

A Tri-Modal 20-Gbps/Link Differential/DDR3/GDDR5 Memory Interface

Published:2012-04 Issue:4 Volume:47 Page:926-937
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Kaviani Kambiz,Wu Ting,Wei Jason,Amirkhany Amir,Shen Jie,Chin T. J.,Thakkar Chintan,Beyene Wendemagegnehu T.,Chan Norman,Chen Catherine,Chuang Bing Ren,Dressler Deborah,Gadde Vijay P.,Hekmat Mohammad,Ho Eugene,Huang Charlie,Le Phuong,Mahabaleshwara ,Madden Chris,Mishra Navin Kumar,Raghavan Lenesh,Saito Keisuke,Schmitt Ralf,Secker Dave,Shi Xudong,Fazeel Shuaeb,Srinivas Gundlapalli Shanmukha,Zhang Steve,Tran Chanh,Vaidyanath Arun,Vyas Kapil,Jain Manish,Chang Kun-Yung Ken,Yuan Xingchao

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/6173080/06164279.pdf?arnumber=6164279

Cited by 22 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 25-Gb/s Single-Ended PAM-4 Transmitter With iPWM-Based FFE and RLM-Matched Voltage-Mode Driver for High-Speed Memory Interfaces;IEEE Transactions on Circuits and Systems I: Regular Papers;2024

2. A 25-Gb/s Single-Ended PAM-4 Receiver With Time-Windowed LSB Decoder for High-Speed Memory Interfaces;IEEE Journal of Solid-State Circuits;2022

3. Study on the Implementation of a Simple and Effective Memory System for an AI Chip;Electronics;2021-06-10

4. A digital phase‐based on‐fly offset compensation method for decision feedback equalisers;IET Circuits, Devices & Systems;2021-03-21

5. Fast Digital Clock Calibration of a Differential 6.4 Gb/s/pin Bidirectional Asymmetric Memory Interface;IEEE Transactions on Circuits and Systems II: Express Briefs;2020-11