Digital Integrated Circuits on an E-Mode GaN Power HEMT Platform-Reference-Cited by-同舟云学术

Digital Integrated Circuits on an E-Mode GaN Power HEMT Platform

Published:2017-09 Issue:9 Volume:38 Page:1282-1285
ISSN:0741-3106
Container-title:IEEE Electron Device Letters
language:
Short-container-title:IEEE Electron Device Lett.

Author:

Tang Gaofei^ORCID,Kwan Alex M. H.,Wong Roy K. Y.,Lei Jiacheng,Su R. Y.,Yao F. W.,Lin Y. M.,Yu J. L.,Tsai Tom,Tuan H. C.,Kalnitsky Alexander,Chen Kevin J.^ORCID

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Electronic, Optical and Magnetic Materials

Link

http://xplorestaging.ieee.org/ielx7/55/8015200/07974822.pdf?arnumber=7974822

Cited by 72 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Threshold voltage modulation on a CTL-based monolithically integrated E/D-mode GaN inverters platform with improved voltage transfer performance;Applied Physics Letters;2024-07-15

2. Charge trapping layer enabled high-performance E-mode GaN HEMTs and monolithic integration GaN inverters;Applied Physics Letters;2024-06-10

3. Hole transport mechanism at high temperatures in p-GaN/AlGaN/GaN heterostructure;Applied Physics Letters;2024-06-10

4. A Novel E-Mode GaN p-MISFET with Hole Compensation Effect Achieving High Drain Current and Ultra-Low Subthreshold Slope;2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD);2024-06-02

5. High V_TH and Breakdown Enhancement-Mode GaN HEMTs for Power ICs Application Using Charge Trapping Layer;2024 36th International Symposium on Power Semiconductor Devices and ICs (ISPSD);2024-06-02