A 55nm 32Mb Digital Flash CIM Using Compressed LUT Multiplier and Low Power WL Voltage Trimming Scheme for AI Edge Inference-Reference-Cited by-同舟云学术

A 55nm 32Mb Digital Flash CIM Using Compressed LUT Multiplier and Low Power WL Voltage Trimming Scheme for AI Edge Inference

Published:2022-11-11 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
language:
Short-container-title:

Author:

Hu Hongyang¹,Wang Zi¹,Xu Xiaoxin¹,Xi Kai¹,Zhang Kun¹,Zhang Junyu¹,Dou Chunmeng¹

Affiliation:

1. Institute of Microelectronics Chinese Academy of Sciences

Funder

National Key Research and Development Program of China

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/10090225/10090247/10090358.pdf?arnumber=10090358

Reference9 articles.

1. A 40nm 1Mb 35.6 TOPS/W MLC NOR-Flash Based Computation-in-Memory Structure for Machine Learning

2. High-Performance Mixed-Signal Neurocomputing With Nanoscale Floating-Gate Memory Cell Arrays[J];merrikh-bayat;IEEE Transactions on Neural Networks and Learning Systems,2017

3. UltraTrail: A Configurable Ultralow-Power TC-ResNet AI Accelerator for Efficient Keyword Spotting

4. Deep Compression: Compressing Deep Neural Networks with Pruning, Trained Quantization and Huffman Coding[J];han;FIBER,2015

5. A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Adaptive Read Control Voltage Scheme for Reliability Enhancement of Flash-Based In-Memory Computing Architecture for Neural Network;IEEE Transactions on Device and Materials Reliability;2024-09

2. A Hybrid Approach to Optimized n-bit Multiplier Design on FPGA Leveraging Recursive-Wallace Tree with AI Centric Enhancements for FIR Filters and Neural Network Inference;2023 International Conference on Next Generation Electronics (NEleX);2023-12-14