Dynamic power optimization using look-ahead clock gating technique
-
Published:2017-05
Issue:
Volume:
Page:
-
ISSN:
-
Container-title:2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
-
language:
-
Short-container-title:
Author:
Madhushree ,Rajan Niju
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Impact of Clock-Gating on ALU Optimized RISC-V Microarchitectures for Low Power Applications;2024 IEEE 4th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA);2024-05-17
2. A Data Eye Width Improved and ODT PVT Tolerance Enhanced DDR4 SDRAM Using Fast Clock Gating and tADC Self-align;2021 6th International Conference on Integrated Circuits and Microsystems (ICICM);2021-10-22
3. MBFF for Power Reduction of an SoC Partition;Lecture Notes in Electrical Engineering;2020-09-20