Author:
Chen Yu-Yi,Huang Jiun-Lang,Kuo Terry
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Programmable Delay Line With Inherent Duty Cycle Correction;2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (VLSID);2023-01
2. Implementation of Delay-Based PUFs on Altera FPGAs;Hardware Security and Trust;2017
3. Design and Implementation of an FPGA-Based Data/Timing Formatter;Journal of Electronic Testing;2015-12