Author:
Karkala Vinay,Bollapalli Kalyana C.,Garg Rajesh,Khatri Sunil P.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Clock Distribution for Fast Networks-on-Chip;Source-Synchronous Networks-On-Chip;2013-11-14
2. Digital Logic Using Non-DC Signals;Advanced Techniques in Logic Synthesis, Optimizations and Applications;2010-11-11