1. F. Anceau, “A synchronous approach for clocking VLSI systems,” Solid-State Circuits, IEEE Journal of, vol. 17, no. 1, pp. 51–56, Feb 1982.
2. Y Chen and D. F. Wong, “An algorithm for zero-skew clock tree routing with buffer insertion,” Design and Test of Computers, pp. 230–236, 1996.
3. S.C. Chan, P.J. Restle, K.L. Shepard, N.K. James, and R.L. Franch, “A 4.6 GHz resonant global clock distribution network,” Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International, pp. 342–343 Vol.1, Feb. 2004.
4. T-H Chao, Y-C Hsu, J-M Ho, and A. B. Kahng, “Zero skew clock routing with minimum wirelength,” IEEE Transactions on Circuits and Systems II, vol. 39, pp. 779–814, Nov 1992.
5. R. Chaturvedi and J. Hu, “Buffered clock tree for high quality IC design,” in Proceedings, International Symposium on Quality Electronic Design, 2004, pp. 381–386.