Design of an Area Efficient Quantum Dot Cellular Automata Based Full Adder Cell Having Low Latency-Reference-Cited by-同舟云学术

Design of an Area Efficient Quantum Dot Cellular Automata Based Full Adder Cell Having Low Latency

Published:2021-01-05 Issue: Volume: Page:
ISSN:
Container-title:2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST)
language:
Short-container-title:

Author:

Joy Upal Barua¹,Chakraborty Shourov¹,Tasnim Sumaiya²,Hossain Md Shahadat¹,Siddique Abdul Hasib³,Hasan Mehedi¹

Affiliation:

1. University of Science and Technology,Department of Electrical and Electronics Engineering,Chittagong,Bangladesh

2. Deakin University,Department of Electrical and Electronics Engineering,Melbourne,Australia

3. Khalifa University,Department of Electrical and Electronics Engineering,Abu Dhabi,UAE

Publisher

IEEE

Link

Cited by 10 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. CMOS Implementation of a Piecewise Linear Activation Function Based Neuron Unit for Neural Network Accelerator;2024 2nd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT);2024-03-15

4. Performance Enhancement of Conventional Design of 4-Bit Carry Look-Ahead Adder;2023 3rd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST);2023-01-07

5. Two-Bit Magnitude Comparator Design Using Gate Diffusion Input Technique and Static CMOS Logic;2023 3rd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST);2023-01-07