2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters-Reference-Cited by-同舟云学术

2.3 A 220GOPS 96-Core Processor with 6 Chiplets 3D-Stacked on an Active Interposer Offering 0.6ns/mm Latency, 3Tb/s/mm2 Inter-Chiplet Interconnects and 156mW/mm2@ 82%-Peak-Efficiency DC-DC Converters

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Vivet Pascal,Guthmuller Eric,Thonnart Yvain,Pillonnet Gael,Moritz Guillaume,Miro-Panades Ivan,Fuguet Cesar,Durupt Jean,Bernard Christian,Varreau Didier,Pontes Julian,Thuries Sebastien,Coriat David,Harrand Michel,Dutoit Denis,Lattard Didier,Arnaud Lucile,Charbonnier Jean,Coudrain Perceval,Garnier Arnaud,Berger Frederic,Gueugnot Alain,Greiner Alain,Meunier Quentin,Farcy Alexis,Arriordaz Alexandre,Cheramy Severine,Clermidy Fabien

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09062927.pdf?arnumber=9062927

Cited by 41 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Coherence Attacks and Countermeasures in Interposer-Based Chiplet Systems;ACM Transactions on Architecture and Code Optimization;2023-11-20

2. Vertical Power Delivery and Heterogeneous Integration for High-Performance Computing;2023 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS);2023-10-16

3. A Cryogenic Active Router for Qubit Array Biasing from DC to 320 MHz at 100 nm Gate Pitch;ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC);2023-09-11

4. Secure and Scalable Key Management for Waferscale Heterogeneous Integration;2023 IEEE 73rd Electronic Components and Technology Conference (ECTC);2023-05

5. Process Integration of Photonic Interposer for Chiplet-based 3D Systems;2023 IEEE 73rd Electronic Components and Technology Conference (ECTC);2023-05