22.5 An 8nm 18Gb/s/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique-Reference-Cited by-同舟云学术

22.5 An 8nm 18Gb/s/pin GDDR6 PHY with TX Bandwidth Extension and RX Training Technique

Published:2020-02 Issue: Volume: Page:
ISSN:
Container-title:2020 IEEE International Solid- State Circuits Conference - (ISSCC)
language:
Short-container-title:

Author:

Lee Soo-Min,Seong Kihwan,Shin Joohee,Kim Hyoungjoong,Jeong Jaehyun,Yi Shinyoung,Kim Juyoung,Kim Eunsu,Jung Sukhyun,Hwang Sangyun,Oh Jihun,Chae Kwanyeob,Koo Kyoung-Hoi,Park Sanghune,Shin Jongshin,Park Jaehong

Publisher

IEEE

Link

http://xplorestaging.ieee.org/ielx7/9046640/9062887/09062937.pdf?arnumber=9062937

Cited by 16 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. 13.5 A 64Gb/s/pin PAM4 Single-Ended Transmitter with a Merged Pre-Emphasis Capacitive-Peaking Crosstalk-Cancellation Scheme for Memory Interfaces in 28nm CMOS;2024 IEEE International Solid-State Circuits Conference (ISSCC);2024-02-18

2. A 0.83-pJ/b 20-Gb/s/Pin Single-Ended Transceiver With AC/DC-Coupled Pre-Emphasis FFE and Edge-Dependent Phase-Modulation DFE for Low-Power Memory Controllers;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-02

3. A 0.458-pJ/bit 24-Gb/s/pin Capacitively Driven PAM-4 Transceiver With PAM-Based Crosstalk Cancellation for High-Density Die-to-Die Interfaces;IEEE Journal of Solid-State Circuits;2024

4. A Single-Ended Inverter-Based Addition-Only Feed-Forward Equalization Transmitter;IEEE Journal of Solid-State Circuits;2024

5. A 4-nm 1.15 TB/s HBM3 Interface With Resistor-Tuned Offset Calibration and In Situ Margin Detection;IEEE Journal of Solid-State Circuits;2024-01