A Fully-Synthesizable Fractional-N Injection-Locked PLL for Digital Clocking with Triangle/Sawtooth Spread-Spectrum Modulation Capability in 5-nm CMOS-Reference-Cited by-同舟云学术

A Fully-Synthesizable Fractional-N Injection-Locked PLL for Digital Clocking with Triangle/Sawtooth Spread-Spectrum Modulation Capability in 5-nm CMOS

Published:2020 Issue: Volume:3 Page:34-37
ISSN:2573-9603
Container-title:IEEE Solid-State Circuits Letters
language:
Short-container-title:IEEE Solid-State Circuits Lett.

Author:

Liu Bangan^ORCID,Zhang Yuncheng^ORCID,Qiu Junjun,Huang Hongye^ORCID,Sun Zheng^ORCID,Xu Dingxin,Zhang Haosheng^ORCID,Wang Yun^ORCID,Pang Jian^ORCID,Li Zheng,Fu Xi,Shirane Atsushi,Kurosu Hitoshi,Nakane Yoshinori,Masaki Shunichiro,Okada Kenichi^ORCID

Funder

STAR

Synopsys

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/8011414/8952828/08970649.pdf?arnumber=8970649

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Compact, Low-Power, and Low-Jitter Fractional-N Phase-Locked Loop with a Single-Ended Ring Voltage-Controlled Oscillator in a 12 nm CMOS FinFET;Electronics;2024-07-03

2. A Low-Power Radiation-Hardened Ka-Band CMOS Phased-Array Receiver for Small Satellite Constellation;IEEE Journal of Solid-State Circuits;2024-02

3. Fractional-N Digital MDLL With Injection-Error Scrambling and Calibration;IEEE Journal of Solid-State Circuits;2024-01

4. A Fully Synthesizable Fractional-N MDLL With Energy-Efficient Ring-Oscillator-Based DTC of Large Tuning Range;IEEE Solid-State Circuits Letters;2024

5. Design of Synthesizable Digital Phase Locked Loops;IPSJ Transactions on System and LSI Design Methodology;2024