Author:
Takagi Naofumi,Yajima Shuzo
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software
Cited by
13 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and implementation of fast RBSD multiplier;Materials Today: Proceedings;2022
2. Design and Implementation of Fast Booth-2 Multiplier on Artix FPGA;Procedia Computer Science;2020
3. Concurrent Error Detection Adder Based on Two Paths Output Computation;2011 IEEE Ninth International Symposium on Parallel and Distributed Processing with Applications Workshops;2011-05
4. Multiple Valued Logic: Concepts and Representations;Synthesis Lectures on Digital Circuits and Systems;2007-01
5. High performance fault-tolerant digital neural networks;IEEE Transactions on Computers;1998-03