Thermal-Aware Design for Approximate DNN Accelerators-Reference-Cited by-同舟云学术

Thermal-Aware Design for Approximate DNN Accelerators

Published:2022-10-01 Issue:10 Volume:71 Page:2687-2697
ISSN:0018-9340
Container-title:IEEE Transactions on Computers
language:
Short-container-title:IEEE Trans. Comput.

Author:

Zervakis Georgios¹^ORCID,Anagnostopoulos Iraklis²^ORCID,Salamin Sami¹^ORCID,Spantidi Ourania²^ORCID,Roman-Ballesteros Isai³^ORCID,Henkel Jorg¹^ORCID,Amrouch Hussam³^ORCID

Affiliation:

1. Department of Computer Science, Chair for Embedded System (CES), Karlsruhe Institute of Technology (KIT), Karlsruhe, Germany

2. School of Electrical, Computer and Biomedical Engineering, Southern Illinois University Carbondale, Carbondale, IL, USA

3. Chair for Semiconductor Test and Reliability (STAR) in the Computer Science, Electrical Engineering Faculty, University of Stuttgart, Stuttgart, Germany

Funder

Deutsche Forschungsgemeinschaft

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software

Link

http://xplorestaging.ieee.org/ielx7/12/9880482/09672753.pdf?arnumber=9672753

Reference40 articles.

1. BTI and HCD Degradation in a Complete 32 × 64 bit SRAM Array – including Sense Amplifiers and Write Drivers – under Processor Activity

2. Modeling of NBTI Using BAT Framework: DC-AC Stress-Recovery Kinetics, Material, and Process Dependence

3. Superlattice-based thin-film thermoelectric modules with high cooling fluxes

4. High-level synthesis of approximate hardware under joint precision and voltage scaling

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Enhancing Computation-Efficiency of Deep Neural Network Processing on Edge Devices through Serial/Parallel Systolic Computing;Machine Learning and Knowledge Extraction;2024-07-01

2. Toward Efficient Retraining: A Large-Scale Approximate Neural Network Framework With Cross-Layer Optimization;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-06

3. Dynamic Precision-Scalable Thermal Mapping Algorithm for Three Dimensional Systolic-Array Based Neural Network Accelerator;IEEE Transactions on Consumer Electronics;2024-02

4. A Low-Power DNN Accelerator With Mean-Error-Minimized Approximate Signed Multiplier;IEEE Open Journal of Circuits and Systems;2024

5. Frontiers in AI Acceleration: From Approximate Computing to FeFET Monolithic 3D Integration;2023 IFIP/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC);2023-10-16