Author:
Yoon Jonghee W.,Shrivastava Aviral,Park Sanghyun,Ahn Minwook,Jeyapaul Reiley,Yunheung Paek
Cited by
11 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Pipeline Balancing for Integrated Mapping in High Performance Spatial Programmable Architecture;2023 33rd International Conference on Field-Programmable Logic and Applications (FPL);2023-09-04
2. An efficient compilation of coarse-grained reconfigurable architectures utilizing pre-optimized sub-graph mappings;2022 30th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP);2022-03
3. Coarse-Grained Reconfigurable Array Architectures;Handbook of Signal Processing Systems;2018-10-14
4. Reconfigurable Architectures;Handbook of Hardware/Software Codesign;2017
5. Reconfigurable Architectures;Handbook of Hardware/Software Codesign;2016